arm64: Factor out TTBR0_EL1 post-update workaround into a specific asm macro
authorCatalin Marinas <catalin.marinas@arm.com>
Fri, 1 Jul 2016 14:48:55 +0000 (15:48 +0100)
committerHaibo Chen <haibo.chen@nxp.com>
Thu, 12 Apr 2018 10:46:19 +0000 (18:46 +0800)
commit f33bcf03e6 upstream

This patch takes the errata workaround code out of cpu_do_switch_mm into
a dedicated post_ttbr0_update_workaround macro which will be reused in a
subsequent patch.

Cc: Will Deacon <will.deacon@arm.com>
Cc: James Morse <james.morse@arm.com>
Cc: Kees Cook <keescook@chromium.org>
Reviewed-by: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Signed-off-by: Alex Shi <alex.shi@linaro.org>
arch/arm64/include/asm/assembler.h
arch/arm64/mm/proc.S

index b223b1b..eaa176c 100644 (file)
@@ -423,4 +423,17 @@ alternative_endif
        .macro  pte_to_phys, phys, pte
        and     \phys, \pte, #(((1 << (48 - PAGE_SHIFT)) - 1) << PAGE_SHIFT)
        .endm
+/*
+ * Errata workaround post TTBR0_EL1 update.
+ */
+       .macro  post_ttbr0_update_workaround
+#ifdef CONFIG_CAVIUM_ERRATUM_27456
+alternative_if ARM64_WORKAROUND_CAVIUM_27456
+       ic      iallu
+       dsb     nsh
+       isb
+alternative_else_nop_endif
+#endif
+       .endm
+
 #endif /* __ASM_ASSEMBLER_H */
index c07d9cc..135a698 100644 (file)
@@ -139,11 +139,7 @@ ENTRY(cpu_do_switch_mm)
        isb
        msr     ttbr0_el1, x0                   // now update TTBR0
        isb
-alternative_if ARM64_WORKAROUND_CAVIUM_27456
-       ic      iallu
-       dsb     nsh
-       isb
-alternative_else_nop_endif
+       post_ttbr0_update_workaround
        ret
 ENDPROC(cpu_do_switch_mm)