projects
/
linux.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
e11401a
)
MLK-17290-06 arm64: dts: gpio: add mipi csi SS gpio clock and power domain
author
Fugang Duan
<fugang.duan@nxp.com>
Wed, 20 Dec 2017 09:54:33 +0000
(17:54 +0800)
committer
Nitin Garg
<nitin.garg@nxp.com>
Tue, 20 Mar 2018 19:52:12 +0000
(14:52 -0500)
GPIO in MIPI CSI SS also has its related ipg clock and power
domain, add them.
Signed-off-by: Fugang Duan <fugang.duan@nxp.com>
Tested-by: Guoniu.Zhou <guoniu.zhou@nxp.com>
Reviewed-by: Frank Li <Frank.Li@nxp.com>
arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
b/arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
index
38567c9
..
401cdfb
100644
(file)
--- a/
arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
+++ b/
arch/arm64/boot/dts/freescale/fsl-imx8qxp.dtsi
@@
-1962,6
+1962,11
@@
interrupt-parent = <&irqsteer_csi>;
gpio-controller;
#gpio-cells = <2>;
+ interrupt-controller;
+ #interrupt-cells = <2>;
+ power-domains = <&pd_mipi_csi>;
+ clocks = <&clk IMX8QXP_CSI0_IPG_CLK_S>;
+ clock-names = "ipg";
};
gpu_3d0: gpu@53100000 {