projects / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 58b0945) | patch
MLK-16242-1 ARM64: dts: imx8mq: add the 8th irq for DCSS
authorFancy Fang <chen.fang@nxp.com>
Mon, 21 Aug 2017 10:02:04 +0000 (18:02 +0800)
committerNitin Garg <nitin.garg@nxp.com>
Mon, 19 Mar 2018 20:36:43 +0000 (15:36 -0500)
commitd978cbcbdc3d9aa40a896f9dc6a0eac4e02c96c2
tree5ba3c5dcb4d6dc6121dea343f30ad7e43293eeb4tree | snapshot
parent58b0945cb74f9a446ee4d860fd77725eae1b508ecommit | diff
MLK-16242-1 ARM64: dts: imx8mq: add the 8th irq for DCSS

The 8th interrupt of DCSS comes from DTG module
and it is used as a general purpose timings
interrupt which can generate an interrupt at a
programmable X/Y corordinate. There are total
four such interrupts in DTG. And this one will
be used for a VSYNC Active interrupt.

Signed-off-by: Fancy Fang <chen.fang@nxp.com>
arch/arm64/boot/dts/freescale/fsl-imx8mq.dtsi diff | blob | history