PCI/PM: Note that PME can be generated from D0
authorBjorn Helgaas <bhelgaas@google.com>
Tue, 8 Oct 2019 20:28:00 +0000 (15:28 -0500)
committerBjorn Helgaas <bhelgaas@google.com>
Wed, 20 Nov 2019 23:33:46 +0000 (17:33 -0600)
commit85a9b0507db2fbbfe7912dc3b33d322f200e2ca7
tree31cec9768bc0e39466f2c7bd7d5e96815f2c12d9
parent6da2f2ccfd2deb81a63fc23a505ccd72de005c39
PCI/PM: Note that PME can be generated from D0

Per PCIe r5.0 sec 7.5.2.1, PME may be generated from D0, so update
Documentation/power/pci.rst to reflect that.

Link: https://lore.kernel.org/r/20191016194450.68959-1-helgaas@kernel.org
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Reviewed-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Documentation/power/pci.rst