projects / linux.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 9bdec2d) | patch
MLK-14784: ASoC: fsl_esai: fix esai register setting issue in RIGHT_J mode
authorShengjiu Wang <shengjiu.wang@freescale.com>
Fri, 28 Apr 2017 08:36:05 +0000 (16:36 +0800)
committerNitin Garg <nitin.garg@nxp.com>
Mon, 19 Mar 2018 20:22:06 +0000 (15:22 -0500)
commit3c521bbd91701861223a2edc08e6729c9ddc0ff5
treee43f6aafd798c0f9177b7ecb2cae226c6f3589d7tree | snapshot
parent9bdec2d597e21b254d87769bb48aafe42a643c5ecommit | diff
MLK-14784: ASoC: fsl_esai: fix esai register setting issue in RIGHT_J mode

The ESAI_xCR_xWA is xCR's bit, not the xCCR's bit. driver set it to
wrong register, correct it in this patch.

Signed-off-by: Shengjiu Wang <shengjiu.wang@freescale.com>
Reviewed-by: Daniel Baluta <daniel.baluta@nxp.com>
sound/soc/fsl/fsl_esai.c diff | blob | history